Menu
Home
Services
IP Portfolio
Publications
-
Conference and Journal Papers
-
Other Presentations
-
Magazine Articles
-
Internet Articles
Tutorials
FPGA Topics
-
What is a FPGA?
-
What does a Logic Cell do?
-
How are FPGA Programs created?
DSP Topics
-
DSP with FPGA
-
FPGA or DSP
-
Multiplication
-
Distributed Arithmetic
-
CORDIC
-
Shortwave Radio Demo
High Performance Topics
-
High Performance Design
-
Floor Planning
Gallery
Contact
10 Channel 500 MS/sec beamforming digital receiver
(tuner, downconverter and beamforming for each channel)
250 MHz XCV4SX55-10 on Pentek board
Digital input is 500 MS/sec digital IF
each channel independently tuned with 1Hz tuning resolution
independent 5KHz to 40 MHz bandwidth and decimation ratio for each channel
independent set of 1024 pre-programmed steering vectors and weights for each channel
60dB SNR, 1.5 shape factor bandpass
let 240 FPGAs are cascaded for a 240 element phased array antenna
