Menu
Home
Services
IP Portfolio
Publications
-
Conference and Journal Papers
-
Other Presentations
-
Magazine Articles
-
Internet Articles
Tutorials
FPGA Topics
-
What is a FPGA?
-
What does a Logic Cell do?
-
How are FPGA Programs created?
DSP Topics
-
DSP with FPGA
-
FPGA or DSP
-
Multiplication
-
Distributed Arithmetic
-
CORDIC
-
Shortwave Radio Demo
High Performance Topics
-
High Performance Design
-
Floor Planning
Gallery
Contact
250 MHz 10 Channel Log Automatic Gain Control, Digital Phase Lock Loop and Filter
250 MHz XC2VP50-5
10 Channels Complex in/out
Independent logarithmic Automatic Gain control for each channel
independent 5KHz to 40 MHz bandwidth and decimation ratio for each channel
Independent carrier recovery phase lock loop each channel
50 tap programmable FIR filter with complex in/out (each channel has independently programmed coefficients)